Oxide nanoelectronics is a rapidly growing field which seeks to develop novel materials with multifunctional behavior at nanoscale dimensions. Oxide interfaces exhibit a wide range of properties that can be controlled include conduction, piezoelectric behavior, ferromagnetism, superconductivity and nonlinear optical properties. Recently, methods for controlling these properties at extreme nanoscale dimensions have been discovered and developed. Here are described explicit step-by-step procedures for creating LaAlO 3 /SrTiO 3 nanostructures using a reversible conductive atomic force microscopy technique. The processing steps for creating electrical contacts to the LaAlO 3 /SrTiO 3 interface are first described. Conductive nanostructures are created by applying voltages to a conductive atomic force microscope tip and locally switching the LaAlO 3 /SrTiO 3 interface to a conductive state. A versatile nanolithography toolkit has been developed expressly for the purpose of controlling the atomic force microscope (AFM) tip path and voltage. Then, these nanostructures are placed in a cryostat and transport measurements are performed. The procedures described here should be useful to others wishing to conduct research in oxide nanoelectronics.
Introduction
Oxide heterostructures [1] [2] [3] [4] [5] exhibit a remarkably wide variety of emergent physical phenomena which are both scientifically interesting and potentially useful for applications 4 . In particular, the interface between LaAlO 3 (LAO) and SrTiO 3 (STO) 6 can exhibit insulating, conducting, superconducting 7 , ferroelectric-like 8 , and ferromagnetic 9 behavior. In 2006, Thiel et al showed 10 that there is a sharp insulator-to-metal transition as the thickness of the LAO layer is increased, with a critical thickness of 4 unit cells (4uc). It was subsequently shown that 3uc-LAO/STO structures exhibit a hysteretic transition that can be controlled locally with a conductive atomic-force microscope (c-AFM) probe 11 .
The properties of oxide interfaces such as LaAlO 3 /SrTiO 3 depend on the absence or presence of conducting electrons at the interface. These electrons can be controlled using top gate electrodes 12, 13 , back gates 10 , surface adsorbates 14 , ferroelectric layers 15, 16 and c-AFM lithography 11 . A unique feature of c-AFM lithography is that very small nanoscale features can be created.
Electrical top gating, combined with two-dimensional confinement, is often used to create quantum dots in III-V semiconductors 17 . Alternatively, quasi-one-dimensional semiconducting nanowires can be electrically gated by proximity. The methods for producing these structures are time-consuming and generally irreversible. By contrast, the c-AFM lithography technique is reversible in the sense that a nanostructure can be created for one experiment, and then "erased" (similar to a whiteboard). Generally, c-AFM writing is performed with positive voltages applied to the AFM tip, while, erasing is performed using negative voltages. The time required to create a particular structure depends on the complexity of the device but is usually less than 30 min; most of that time is spent erasing the canvas. The typical spatial resolution is about 10 nanometers, but with proper tuning features as small as 2 nanometers can be created 18 .
A detailed description of the nanoscale fabrication procedure follows. The detail provided here should be sufficient to allow similar experiments to be performed by interested researchers. The method described here has many advantages over traditional lithographic approaches used to create electronic nanostructures in semiconductors.
Representative Results
The results shown here are representative of the transport behavior that can be exhibited by this class of nanostructures, and has been described elsewhere in detail [23] [24] [25] [26] . In this example, a nanowire cavity has been constructed ( Figure 4 ) from a 3.3 unit cell LAO/STO heterostructure. Conductive paths (shown in green) are typically 10 nm wide, as determined by nanowire "cutting" experiments 11 . The tip speed and voltage for each segment is independently configurable from the lithography front panel (Figure 4B) , as is the tip writing speed. "Virtual electrodes" that interface with the interfacial contacts ensure that there is a highly conductive electrical connection to the nanostructures.
After the nanostructure is written, it is transferred to the dilution refrigerator. Exposure to light at or below 550 nm will produce unwanted photoconduction, so it is important to transfer the device in darkness or with the aid of a red "darkroom" light ( Figure 5A ). Electrical connections should be made at RT, and as with most semiconductor nanostructures, great care should be taken when changing electrical connections at cryogenic temperatures. If the devices is subjected to electrostatic discharge, it will most likely become insulating. Remarkably, the device functionality can be recovered by "cycling" the temperature to 300 K and cooling down again.
During cooldown, it is routine to monitor the two-terminal resistance, and even the four-terminal resistance, as a function of temperature. For these measurements an ac voltage (typically ~1 mV) is applied at a low frequency (<10 Hz) to one of the electrodes, while the ac current is measured using a transimpedance amplifier. Lock-in demodulation and filtering is performed using a home-developed lock-in amplifier. The ac current is monitored as a function of temperature ( Figure 5B ).
Once the device is cooled to the base temperature of the dilution refrigerator (50 mK), four-terminal transport measurements are performed ( Figure 5C ). For these measurements, current is sourced through the main channel of the device, while voltage across the device is simultaneously measured. Instead of measuring with a lock-in amplifier, a full current-voltage (I-V) trace is measured. This method contains more information and the differential conduction can be calculated via numerical differentiation. For the particular device, the differential conduction is measured as a function of the side-gate voltage V sg . This gate allows the chemical potential of the device to be changed. The transport through the device shows a strong non-monotonic dependence, indicating regions in which Coulomb blockade takes place for smaller values, and strong superconductivity for larger values of V sg . Details about the physical interpretation for this class of device will be described elsewhere.
Discussion
Successful creation of nanostructures depends on several critical steps. It is important that the LAO/STO samples are grown with a thickness that is known to be at the boundary between the insulating and conductive phase. (Details of sample growth fall outside the scope of this paper, but are crucial for overall success.) Second, it is important to have relative humidity within the range 25-45% for successful c-AFM writing. Values below 25% are unlikely to produce conductive nanostructures, while too high humidity will generally produce uncontrollably large features. Also, temperature control of the AFM is important if the c-AFM tip needs to achieve precise registry over long periods of time. Once the nanostructures are created, they must be placed in a vacuum environment if experiments lasting longer than a few hours are to be performed. For the experiments described here, the structure is created and within minutes transferred to a vacuum environment.
It is recommend before writing that a "writing test" be performed on all relevant electrodes. In such a test, two virtual electrodes are first created, and a single nanowire is written while simultaneously monitoring the conductance. A similar test of erasure can be performed by "cutting" the nanowire shortly afterwards. If the nanostructure is decaying rapidly, the issue is most likely due either to the interfacial contacts or the canvas itself. To distinguish between these two effects, a four-terminal measurement of the conductance should be performed, and the two-terminal conductance should be compared with the four-terminal conductance as a function of time. If the two-terminal conductance is decaying more rapidly than the four-terminal conductance, then the issue is related to the electrical contacts to the interface. If the four-terminal conductance is decaying at a comparable rate, then most likely the canvas is not suitable and should be replaced.
There are natural limitations of the current method for creating nanostructures. Specifically, the writing speed for the smallest devices is limited to a few hundred nanometers per second. Speeds far above that value lead to unpredictable results. Use of parallel writing techniques are possible 27, 28 , but are not highly developed and have their own drawbacks. The size of nanostructures that can be created is naturally limited by the scan range of the AFM being used. A high-quality AFM with closed-loop feedback in the two scan directions is highly recommended. Tracking of point-like objects on the sample surface should be performed to monitor temporal drift of the sample. 
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